Logic and Protocol Analyzers
to create and rate content, and to follow, bookmark, and share content with other members.
Xilinx FPGA dynamic probe test bank and clock bank question
Question asked by
on Apr 11, 2008
on Apr 11, 2008 by Souhaibe_Forums
Show 0 Likes
I have a Virtex 2 FPGA, using dynamic probe (B4655A), I am wondering how does the test bank work and can I use a different clock on each bank or do I need a clock with each bank?
No one else has this question
Mark as assumed answered
This content has been marked as final.
Show 1 comment
(Required, will not be published)
Apr 11, 2008 3:05 PM
The core contains test generation circuitry to stimulate the signal banks and output pins. With this active data running, the logic analyzer invokes the Eye Finder feature to automatically adjust for variances in path delays through the core to the acquisition system on the logic analyzer.
In terms of separate clock banks, timing cores do not have a clock, because
information is sampled using the logic analyzerâ€™s internal clock. For state cores, the ATC2 core has a master clock that is used for all banks. Multiple ATC2 cores can be used for multiple clock domains.
Show 0 Likes
Retrieving data ...
Tim’s Blackboard #9: Eye-opening Experience with FFE
Tim’s Blackboard #8: Eye-opening Experience with CTLE
[PDF/wrk]Generate ESD Source in ADS
Thermistor for 34420A
How does calibration take into account losses of transmission line? And what is the meaning of parameters of standarts?