In Circuit Test Systems
to create and rate content, and to follow, bookmark, and share content with other members.
Looking for PADS cad.format file
Question asked by
on Nov 4, 2008
on Jan 22, 2009 by dbailey
Show 0 Likes
I'm looking for a PADS cad.format example file for the .asc file using CFT. Does anyone happen to have one?
No one else has this question
Mark as assumed answered
This content has been marked as final.
Show 2 comments
(Required, will not be published)
Dec 15, 2008 5:40 AM
Hi, what's the CFT?
Show 0 Likes
Jan 22, 2009 11:38 AM
Cad Format Translator
It is the only free solution Agilent has ever offered for processing XY and BOM data into board and boardxy files.
It was removed from the software and online manuals sometime before 5.24, but was added back in a somewhat different form in 7.20. Now, if you open a KORN shell in the folder with the CAD data ready to be processed you can type 'cft' and it will run the translator. Unfortunately the online manuals were not updated to include its use.
Basically, you create a file named 'cad.format' that has some rudimentory instructions that tell the translator which files contain data and how they are laid out.
There are jillions of ways to lay out the data files, I usually have a BOM file, an XY file and a board dimension/tooling hole file.
Here is an example of a cad.format file:
capacitor C; ! device designator for capacitor
connector J, P; ! device designator for connector
pin library K, U, Y, T, XTAL, M, V, IL, LCD, OPT, SW, BD, D;
resistor R, RC;
jumper JP, JR, SHLD;
! begin data format specification
format device partnumber holder1 holder2 holder3 description toend
JUMPER FROM RESISTOR WHEN VALUE <= 1
parse holder1 if device is capacitor
parse holder2 if device is capacitor
parse holder3 if device is capacitor
parse holder1 if device is resistor
parse holder2 if device is resistor
parse holder3 if device is resistor
parse holder1 if device is inductor
parse holder2 if device is inductor
parse holder3 if device is inductor
format device pin node x y holder5 holder6 holder7
set top when holder6 = "TOP"
set both when holder5 = "THRU"
set no_probe when holder7 = "N"
set mandatory when holder7 = "M"
set device bottom when holder6 = "BOTTOM"
set preferred when holder5 = "THRU"
Here is a section of the BOM file associated:
C137 75090016 47p 5 5 "CAPACITOR. SM, 47PF, 50V, 5%"
C141 75090016 47p 5 5 "CAPACITOR. SM, 47PF, 50V, 5%"
U112 75290001 *** * * "IC, SM, SPI SERIAL EEPROM (POL)"
U104 75290002 *** * * "IC, SM, MICRO, CONTROLLER, QFP-100"
U101 75290003 *** * * "IC, SM, LT1616, SW REGULATOR"
Here is a section of the XY file as well:
J63 5 NET00085 7.705 6.17 THRU BOTTOM Y
J63 6 NET00072 7.705 6.07 THRU BOTTOM Y
J63 7 NET00082 7.705 5.97 THRU BOTTOM Y
L10 1 RF_PROBE 5.033 4.3 SMD TOP N
L10 2 NET00034 5.107 4.3 SMD TOP N
L11 1 NET00054 5.083 6.25 SMD TOP N
L11 2 NET00050 5.156 6.25 SMD TOP N
L12 1 NET00002 4.943 6.253 SMD TOP N
L12 2 NET00115 4.943 6.326 SMD TOP N
I am trying to get a copy of the CFT online manuals from Agilent.
Show 0 Likes
Retrieving data ...
Hi, We are using W1714EP (AMI Modeling Kit)
20200312_Be Ready for PCIe Gen5 Design Challenge
Use Python Script to Generate Analysis for SI/PIPro
新入职工程师必读课程 - IBIS AMI 建模 (SystemVue+ADS)
PCIE Gen3 Template