Logic and Protocol Analyzers
to create and rate content, and to follow, bookmark, and share content with other members.
JTAG cables for Xilinx FPGA dynamic probe
Question asked by
on Apr 2, 2008
on Apr 2, 2008 by Souhaibe_Forums
Show 0 Likes
What Xilinx JTAG cables work with FPGA dynamic probe? And Does the FPGA dynamic probe work if I have non-Xilinx devices on the scan chain?
No one else has this question
Mark as assumed answered
This content has been marked as final.
Show 1 comment
(Required, will not be published)
Apr 2, 2008 2:38 PM
Xilinx Parallel III and IV MultiLINX cables and the platform USB cable. The cable makes a connection between the parallel or USB port on the logic analyzer and the JTAG pins on the FPGA being measured. Xilinx Platform Cable USB is supported on logic analyzers with Version 3.2 or higher software.
For non xilinx devices on the scan chain: The application can handle up to 256 devices in a scan chain. The devices can be Xilinx or non-Xilinx devices. When a non-Xilinx device is found, dynamic probe will ask for the JTAG IR length. This value is readily available from the chip manufacturer. The application saves this value and uses it when communicating with your scan chain.
When the application needs to talk to a selected Xilinx FPGA device, it puts all devices into bypass mode except for the selected device. BYPASS mode is a JTAG required function in which the device simply adds a flop delay between TDI data to TDO. When in bypass the data is ignored by the BYPASS-ed device and it operates as it normally does (for example a microprocessor keeps running user code).
One thing to keep in mind is that Xilinxâ€™s parallel programmer hardware may not support driving 256 devices in one scan chain. In particular the TCK and TMS lines are heavily loaded when JTAG is configured as a chain. The reason is that the cable will drive TCK and TMS to all devices in a scan chain. For this reason you should consider buffering these signals on you board if you have more than six devices in a scan chain (simple rule of thumb). One other thing you can do if you have more than six devices or are simply having problems connecting to your FPGA is simply lower the JTAG TCK speed.
With dynamic probe you can select from various speeds down to 200KHz as a TCK rate. By slowing down TCK you will increase the setup/hold margin for TMS on all devices and TDI on the first device.
Show 0 Likes
Retrieving data ...
Tim’s Blackboard #2.5 The Arrival Time Inconsistency
Problem connecting 8164B to PC via LAN
0.0 Ohm measured using 34401A
EPC 功率晶体管Spice 模型导入及仿真验证
GPIB commands Go retrieve CAT mode data