Logic and Protocol Analyzers
to create and rate content, and to follow, bookmark, and share content with other members.
Dynamic probe and regular muxes comparison question
Question asked by
on Apr 2, 2008
on Apr 2, 2008 by Souhaibe_Forums
Show 0 Likes
I already put my own MUXes in my Xilinx FPGA design to better utilize debug pins instead of using FPGA dynamic probe. How is this solution better?
No one else has this question
Mark as assumed answered
This content has been marked as final.
Show 1 comment
(Required, will not be published)
Apr 2, 2008 12:55 PM
FPGA dynamic probe was designed to have minimal intrusion in both the design flow and the design itself. Here are the top areas where the FPGA dynamic probe solution will save you work and time, even if you already use your own MUXes.
1. FPGA dynamic probe does not require you to modify your HDL code when using Core Inserter flow. Teams not using FPGA dynamic probe must modify HDL code to include MUXes.
2. Control of which signals are presented for measurement is done from the logic analyzer in about a second (only 2 mouse clicks). Teams not using FPGA dynamic probe must design in special capability (such as changing register values) to change which signals are presented to IO pins for measurement.
Show 0 Likes
Retrieving data ...
how to simulate the large siganl loop gain
1mW measuring issue with 432A+478A-H76
SCPI for ECAL Thru as Unknown Thru calibration
HP54645D looses HPIB address
Change in uncertainty with time.