Logic and Protocol Analyzers
to create and rate content, and to follow, bookmark, and share content with other members.
Flip Flops in Xilinx FPGA dynamic probe timing core
Question asked by
on Apr 2, 2008
on Apr 2, 2008 by Souhaibe_Forums
Show 0 Likes
In my Xilinx FPGA dynamic probe I see flip flops in my timing core is this ok? Where do they come from?
No one else has this question
Mark as assumed answered
This content has been marked as final.
Show 1 comment
(Required, will not be published)
Apr 2, 2008 9:42 AM
The path from the probed signal to the output pad is not registered in the timing core. This path has only a combinatorial mux connected to output pads. The flip flops in the timing core are used only for core control and status.
An example of a core controlsignal is the bank mux select. These control and status flip flops are registered by the JTAG TCK clock, not a design clock. Therefore these flip flops are part of the low-speed circuit used by the logic analyzer to control and poll the core.
Show 0 Likes
Retrieving data ...
Budget functions in schematic
circuit component pin number does not match EM layout pin number
Simulation error:error detected by hpeesofsim in loading dynamic device code during netlist flattening.
ADS netlist – error caused by duplicate expressions in export
BenchVue Fails to Start