Logic and Protocol Analyzers
to create and rate content, and to follow, bookmark, and share content with other members.
Altera FPGA debug pins question
Question asked by
on Apr 2, 2008
on Apr 2, 2008 by Souhaibe_Forums
Show 0 Likes
I already put my own MUXes in my Altera FPGA design to better utilize debug pins. is this solution better or not?
No one else has this question
Mark as assumed answered
This content has been marked as final.
Show 1 comment
(Required, will not be published)
Apr 2, 2008 2:48 PM
FPGA dynamic probe was designed to have minimal intrusion in both the design flow and the design itself. Here are the top areas where the FPGA
dynamic probe solution will save you work and time, even if you already use your own MUXes.
1. FPGA dynamic probe does not require you to modify your HDL code. Alteraâ€™s LAI Interface Editor lets you specify details of the MUX and automatically includes it in your FPGA. Teams not using FPGA dynamic probe must modify HDL code to include MUXes.
2. Control of which signals are presented for measurement is done from the logic analyzer in about a second (only 2 mouse clicks). Teams not
using FPGA dynamic probe must design in special capability (such as changing register values) to change which signals are presented to IO pins.
3. With FPGA dynamic probe, signal names are imported from the FPGA Design Tools and automatically updated in the logic analyzer each time the user selects a new signal bank to measure. This saves considerable time and reduces errors over a manual process for making sure the MUX outputs are correctly reflected in the logic analyzer.
Show 0 Likes
Retrieving data ...
SystemVue tool crash
Optimizing RF PA EM Model
Is there any method to control ADS simulation from python?
How to import an input source into ADS