Skip navigation
All Places > Keysight Blogs

EEsof EDA

Log in to follow, share, and participate in this community.

Recent Activity

KeysightEEsofEDA
Every year, the top signal integrity, power integrity, and high-speed design experts present their insights and results at DesignCon. This year my colleague, Heidi Barnes, won DesignCon Engineer of the Year. Heidi is a Senior Application Engineer for High-Speed Digital applications in the EEsof EDA Group of Keysight Technologies. Below is the list… (Show more)
in EEsof EDA
KeysightEEsofEDA
RF and microwave designs are usually sensitive to the physical dimensions of the layout. You can use ADS to vary dimensions and investigate performance. This workshop (that you can go through on your own) shows ways of parameterizing the physical dimensions of a layout so you can efficiently sweep or optimize them, even using EM simulations.… (Show more)
in EEsof EDA
kaelly_farnham
I just got back from DesignCon 2017, the premier conference for chip, board, and systems design engineers held annually in Santa Clara, CA. This year did not disappoint. With so many design engineers from Silicon Valley and all over the world, you can be sure that the latest technologies were being discussed for high-speed digital designs.    … (Show more)
in EEsof EDA
rajsodhi
IC design stands on the shoulders of device modeling and characterization. The semiconductor industry depends on fast and accurate device models as circuits are pushed to higher frequencies, device geometries are becoming ever smaller with ever higher chip device count. Without adequate models, IC designers cannot accurately simulate their… (Show more)
in EEsof EDA
rajsodhi
Engineers are constantly being challenged to work at lower supply voltages that are now on par with the threshold voltage of the device itself. For design successes in microprocessors, transceivers and mobile devices, it becomes imperative to accurately model CMOS transconductance (Gm) and threshold voltage (Vth). In our December 2016 newsletter,… (Show more)
in EEsof EDA
KeysightEEsofEDA
With increasing design complexity, RF designers now have to collaborate more closely within their RF design team in addition to contending with the challenges of interfacing with their fellow analog and digital designers. With designers located either locally or at remote locations sharing design data frequently and accurately becomes challenging… (Show more)
in EEsof EDA
KeysightEEsofEDA
Are you a Signal integrity engineer who may not have the time or budget to attend continuing education classes on the latest design tools and techniques? Here's a quick way to invest in your future and update your technical knowledge through these valuable webcasts streamed conveniently to your desktop. This free one-hour webcast introduces a… (Show more)
in EEsof EDA
kaelly_farnham
When SPICE Alone No Longer Works, Channel Simulator Technology May Help   As a designer, chances are you’ve been there. You’re measuring the margin-to-mask for really low bit-error-rates (BER), a task required for high-speed link designs, and the transient simulation (SPICE) you’ve been using no longer seems to work. What are your options?… (Show more)
in EEsof EDA
JasonChen
Ft and Fmax are figures of merit used to benchmark the high frequency performance of RF transistors. This document describes the equations for these 2 parameters and how to improve the performance of RF transistors. devicemodelingiccapmodeling101 Interested in IC-CAP Software? - Click hereto apply for a FREE 30-Day Evaluation.
in EEsof EDA
kaelly_farnham
It’s a common problem. You’ve just downloaded the S-parameter file for a part you’re considering using in your design; say, a high-speed connector for a backplane. Because it has a large number of ports, the first thing you want to do is inspect the quality of the data. Then, you want to use it in your simulation. But, how exactly do you wire it… (Show more)
in EEsof EDA
Load more items