Skip navigation
All Places > Keysight Blogs

EEsof EDA

Log in to follow, share, and participate in this community.

Recent Activity

KeysightEEsofEDA
With increasing design complexity, RF designers now have to collaborate more closely within their RF design team in addition to contending with the challenges of interfacing with their fellow analog and digital designers. With designers located either locally or at remote locations sharing design data frequently and accurately becomes challenging… (Show more)
in EEsof EDA
KeysightEEsofEDA
Are you a Signal integrity engineer who may not have the time or budget to attend continuing education classes on the latest design tools and techniques? Here's a quick way to invest in your future and update your technical knowledge through these valuable webcasts streamed conveniently to your desktop. This free one-hour webcast introduces a… (Show more)
in EEsof EDA
kaelly_farnham
When SPICE Alone No Longer Works, Channel Simulator Technology May Help   As a designer, chances are you’ve been there. You’re measuring the margin-to-mask for really low bit-error-rates (BER), a task required for high-speed link designs, and the transient simulation (SPICE) you’ve been using no longer seems to work. What are your options?… (Show more)
in EEsof EDA
JasonChen
Ft and Fmax are figures of merit used to benchmark the high frequency performance of RF transistors. This document describes the equations for these 2 parameters and how to improve the performance of RF transistors. devicemodelingiccapmodeling101 Interested in IC-CAP Software? - Click hereto apply for a FREE 30-Day Evaluation.
in EEsof EDA
kaelly_farnham
It’s a common problem. You’ve just downloaded the S-parameter file for a part you’re considering using in your design; say, a high-speed connector for a backplane. Because it has a large number of ports, the first thing you want to do is inspect the quality of the data. Then, you want to use it in your simulation. But, how exactly do you wire it… (Show more)
in EEsof EDA
KeysightEEsofEDA
PAM-4’s ability to increase the data rate without having to enhance the hardware channel has significant hardware cost advantages. The new transmitter and receiver technologies are already showing viability for PAM-4 end-to-end links. To fully exploit the advantages of PAM-4 signaling my colleagues, Heidi Barnes & Fangyi Rao, have published a… (Show more)
in EEsof EDA
kaelly_farnham
Slides from the Compact Model Council Meeting, December 15, 2006. HBT Model: Overview, presented by Masaya Iwamoto & David E. Root.
in EEsof EDA
MALong
Threshold voltage (Vth) is one of the most important electrical parameters in MOSFET modeling. There are many existing methods for Vth extraction. Most of these procedures are based on static drain current versus gate voltage characteristics of single transistor. The most popular methods used in industry are Constant Current (CC) method and… (Show more)
in EEsof EDA
kaelly_farnham
Here’s something that shouldn’t come as a shock to you: data rates are increasing. In fact, multi-gigabit data rates for modern network infrastructure and devices aren’t just an occasional occurrence, they are now the norm. As those data rates increase, you would expect that your electromagnetic (EM) simulation continues to deliver accurate… (Show more)
in EEsof EDA
Load more items